Fast and reliable protection is a significant technical challenge in modular multilevel converter (MMC) based DC grids. The existing fault detection methods suffer from the difficulty in setting protective thresholds, incomplete function, insensitivity to high resistance faults and vulnerable to noise. This paper proposes an artificial neural network (ANN) based method to enable DC bus protection and DC line protection for DC grids. The transient characteristics of DC voltages are analysed during DC faults. Based on the analysis, the discrete wavelet transform (DWT) is used as an extractor of distinctive features at the input of the ANN. Both frequency-domain and time-domain components are selected as input vectors. A large number of offline data considering the impact of noise is employed to train the ANN. The outputs of the ANN are used to trigger the DC line and DC bus protections and select the faulted poles. The proposed method is tested in a four-terminal MMC based DC grid under PSCAD/EMTDC. The simulation results verify the effectiveness of the proposed method in fault identification and the selection of the faulty pole. The intelligent algorithm based protection scheme has good performance concerning selectivity, reliability, robustness to noise and fast action.
Introduction
Modular multilevel converter based high voltage direct current (MMC-HVDC) systems have been recognized as a promising solution to integrate wind power, interconnect power grids and transmit power to remote islands [1] [2] . Driven by the increasing demand for renewable generation and energy internet, MMC based DC grids have become one of the development trends of future smart grid [3] [4] . China is currently developing world's first meshed DC grid project in Zhangbei area, which transmits 4500MW onshore wind power to the load center of Beijing at ±500kV DC using overhead lines (OHL) [5] .
For large DC grids, fast and reliable DC fault protection is one of the fundamental technical challenges [6] . Various fault detection methods have been extensively studied for MMC-HVDC systems [7] . These existing methods can be categorized into four basic approaches. 1) Time-domain based methods. These methods utilize the time-domain transient characteristics to design the protection schemes, such as the methods using change rate of DC line voltage or DC line current and the traveling wave (TW)methods [8] . But they rely highly on the amplitude of the traveling waves, which will be less discriminated between the faulted line and the healthy lines under high-resistance faults [9] . To improve the performance of TW methods, many enhanced works have been provided. Reference [10] proposes a method based on surge arrival time difference (SATD) between the ground-mode and line-mode traveling waves. The tolerance to fault resistance is greatly developed. However, this method requires a sampling frequency as high as 200kHz, which makes it difficult to be applied in actual traveling wave protection devices. Reference [11] proposes a single-end protection method based on morphological gradient of travelling waves. The responses to different fault types and fault resistances are presented. It is shown that this method is greatly affected by the fault resistance. A maximum detectable fault resistance of 200Ω is observed. Besides, the performance under noise has not been investigated.
2) Frequency-domain based methods. To overcome the drawbacks of time-domain protection algorithms, some frequency-domain methods have been proposed in [12] - [14] , such as the short time Fourier transform, the lifting wavelet transform, the S transform and so on. These methods extract some specific components in frequency-domain to design the protection scheme. Reference [15] proposes a transient voltage based DC line protection scheme for the MMC based DC grid. It uses discrete wavelet transform to extract the high-frequency components in DC line voltages. Then, transient energies are calculated to design the protection criterion. However, the determination process for setting thresholds is quite complicated. For a four-terminal MMC based DC grid, more than 32 thresholds should be determined. Moreover, the frequency-domain are sensitive to noise. In [15] , the maximum tolerated noise is only 25db.
3) Boundary protection based methods. Since the current limiting inductors in MMC-HVDC systems increase the electrical distance, boundary protection can be designed by taking advantages of the boundary effect provided by current limiting inductors methods (some of the methods can also be classified as time-domain or frequency-domain methods at the same time). Reference [16] proposes the ratio of transient voltage (ROTV) detection method, in which the division of the transient voltages at the converter and line side serves as the fault criterion. But a double-ended pilot method requiring the information at both ends of the DC line need to be implemented as backup protection to guarantee selectivity, which prolongs the detection time. References [17] measures the rate of change of voltage (ROCOV) across the current limiting inductor to locate the faults. However, this method is sensitive to noise disturbance and fault resistance. Reference [18] proposes a method based on the DC reactor voltage change rate method. However, the selection of time intervals and minimum fault detection time is difficult in a large DC grid since there are more converters feeding the fault currents. Besides, the identification of faulted pole during a pole to ground fault has not been reported. Reference [19] proposes a DC reactor voltage based protection scheme. But backup protection should be adopted to resist high-resistance faults and the impact of noise has not been discussed. 4) Artificial intelligence (AI) based methods. As indicated before, the above three approaches need to employ many manual thresholds, which degrades the robustness of protection schemes. The artificial intelligent methods have a high degree of freedom for solving nonlinear problems and been widely used in pattern recognition fields [20] - [24] . Reference [25] designs thirteen ANNs for the VSC-HVDC systems, which increases the workload and complexity. Reference [26] proposes a convolution neural network based protection scheme for the two-terminal MMC based HVDC system. But the applicability to DC grids and the impact of noise have not been investigated. Except [26] , to the authors' best knowledge, there are no publications using ANN for the protection of MMC-HVDC systems.
Moreover, except reference [17] , none of the aforementioned methods involve DC bus protection. In a DC grid, when a short-circuit fault occurs at DC bus, all the adjacent DCCBs to the DC bus should be tripped so that the remaining parts can continue transmitting power. But the existing detection methods treat the DC bus faults as external faults and the adjacent DCCBs will remain on-state operation, resulting in the collapse of the entire DC grid. To address the above challenges, this paper proposes a DC fault protection scheme based on ANN for MMC based DC grids including both DC line and DC bus protections. The contributions of the proposed method are as follows.
1) The scheme has a complete function. It includes both DC line protection and DC bus protection. Different pole to ground, pole to pole faults at different locations can be effectively identified less than 2.5ms.
2) By adopting both frequency-domain and time-domain components as input vectors and offline training considering the impact of noise, the proposed method is robust to noise disturbance and fault resistance.
3) High reliability during the change of operating conditions, DC fault, AC faults and change of system parameters. 4) Compared with the conventional non-intelligent methods, the proposed method avoids the complicated threshold setting process, which is difficult to design and lack of theoretical foundation. 5) Compared with other AI based algorithms, the proposed method reduces the workload and calculation burden of neural networks and provides better functionality including the ability to select faulted poles, speediness, as well as the endurance to high fault resistance and noise. This paper is organized as follows. Section II introduces the topology of the MMC based DC grid and analyzes the fault characteristics. Section III proposes the ANN based fault detection algorithm and presents its structure, design and training. The feasibility and performance of the proposed scheme are evaluated in Section IV and Section V. Conclusions are drawn in Section VI. [27] are implemented at the ends of each overhead line. The current limiting inductors are installed at the line side of DCCBs to limit the current rise rate during DC faults. The parameters of the MMCs, AC and DC systems are given in Table 1 and Table 2 .
Topology and Fault Characteristics Analysis of MMC Based DC Grids

Topology of a Four-Terminal MMC Based DC Grid
To facilitate selectivity, the tripping signals of DCCBs should be issued properly under different fault scenarios. Taking CB12 as an example, when DC faults happen at overhead line 12 (denote as internal line faults), CB12 should be tripped. When faults happen at other lines (denote as external line faults), CB12 should maintain the pre-fault state. In addition, when faults happen at DC bus1 (denote as DC bus faults), both CB12 and the adjacent CB14 should be tripped to isolate the faulted segments. 
Frequency Difference during DC Line and DC Bus Faults
The equivalent circuit of the DC grid in frequency-domain can be drawn in Fig. 2 [15]- [19] . As shown, L eqi and C eqi are the equivalent inductance and capacitance of i th MMC station. Z L12 is the line reactance between station 1 and 2. V dc1 and V dc12 denote the transient voltages at the DC bus side and line side, respectively. V fb and V fl represent the fault superimposed voltage source of DC bus and DC line fault, respectively. Z L23 , Z L34 , Z L41 represent the equivalent reactance (including the current limiting inductance, line inductance and resistance) of the OHL 23, 34 and 41, respectively. Fig. 2 . The equivalent circuit of DC grid when fault occurs.
As for the internal DC line faults (F 12 ), the ratio of V dc1 and V dc12 in frequency-domain can be obtained in Fig. 3 (a) according to [15] . Based on Fig. 3(a) , it can be seen that the high-frequency components in V dc12 (DC line voltage) is larger than those in V dc1 (DC bus voltage) under DC line faults.
As for the DC bus faults (F 1 ), the ratio of V dc1 and V dc12 in frequency-domain can be expressed as
The equivalent reactance Z MMC (s) of a MMC converter can be expressed as [13] [19]
where L 0 and C 0 are the arm inductance and sub-module capacitance respectively. By combining (1) and (2), the magnitude-frequency characteristic of the transfer function Fig. 3 
. The magnitude-frequency characteristics of |V dc12 (s)/V dc1 (s)|. (a) DC line fault (b) DC bus fault
As shown in Fig. 3(b) , the high-frequency components in V dc1 (DC bus voltage) are larger than those in V dc12 (DC line voltage) under DC bus fault.
To be concluded, due to the boundary effect provided by the current limiting inductances [15] [16] , the low-frequency and high-frequency components in DC line and bus voltages vary with DC fault locations. For internal line faults, the DC line voltage V dc12 possesses large high-frequency components while the DC bus voltage V dc1 has small high-frequency components. For DC bus faults, the characteristics are opposite with V dc12 possessing small high-frequency components and V dc1 possessing large high-frequency components. For external line faults, both DC line and bus voltages V dc12 and V dc1 have small high-frequency components and large low-frequency components. Therefore, such DC fault characteristics offer a potential approach to identify the DC line and DC bus faults.
Design of Artificial Neural Network
Artificial neural networks have good adaptive and selflearning capabilities in pattern recognition problems. Usually, an ANN is composed of three layers, i.e. the input layer, the hidden layer and the output layer [23] - [26] . The number of neurons in the input layer is determined by the amount of input whereas the number of neurons in the output layer is determined by the output result. In this paper, to identify the fault location and fault type, five outputs are designed, corresponding to DC bus fault, transmission line fault, poleto-pole DC fault, positive pole-to-ground DC fault and negative pole-to-ground DC fault, respectively. The first two outputs are designed for fault identification (DC bus or line faults), and the other three outputs are designed for faulty pole selection (PTP or PTG faults).
Design of Input Vector
As disclosed in section II, the characteristics of the DC line and bus voltages in frequency-domain vary with different fault locations. Thus, the discrete wavelet transform (DWT) is adopted to extract the high-frequency components in the transient DC voltages. Considering the frequency spectrum shown in Fig. 3 (a) and the time delay of high decomposition level of WT, a 1-level DWT with 10 kHz sampling frequency is selected in this paper, which corresponds to 2.5-5kHz spectrum.
Applying DWT to the transient voltages, we can obtain the detailed coefficients for V dc1 and V dc12 under different DC PTP faults, as shown in Fig. 4 . The detailed coefficient of DWT represents the high-frequency components. Fig. 4 (a) shows that the detailed coefficients of DC line voltage V dc12 in internal DC line fault (OHL 12) are much larger than those in external line and DC bus faults. For V dc1 , a larger detailed coefficient is observed in DC bus faults, as shown in Fig. 4 (b) . Fig. 4 validates that the high-frequency components in DC line voltages are large during internal faults and small during external and bus faults, whereas the high-frequency components in DC bus voltage are large during bus faults. Denoting the detailed coefficient of transient voltage as d 1 (t), to further enlarge the difference of high-frequency components, the square of detail coefficient 
where E h is denoted as the transient energy and T w represents the time window. Then, the transient energies of DC line voltage and DC bus voltage can be adopted as two inputs (E hline and E h-bus ). Considering the requirement of reliability and speed, the time window for the DC line protection (E h-line ) is selected as 1.5ms. Since the bus voltage decreases steeply during DC bus faults, the time window for the DC bus protection (E h-bus ) is selected as 0.5ms. However, when PTG faults occur, the fluctuation of PTP DC voltage is less severe compared with that under PTP DC faults. Fig. 5 shows the DWT of DC line and bus voltages under PTG faults. It can be seen that the detailed coefficients of V dc1 under internal PTG line fault (F 12 ) (blue line shown in Fig. 5 (b) ) is smaller than that under external PTP line fault (F 14 ) (green line shown in Fig. 4 (b) ). As a result, using only (E h-bus , E h-line ) cannot guarantee the selection of faulted poles.
Due to the coupling effect between positive and negative DC lines, the change of faulty pole voltage will affect the healthy pole voltage. Using the phase-modal transformation [16] , the positive and negative pole voltages are decoupled and decomposed into zero-mode components and line-mode components. Taking 
where Z l1 and Z l0 represent the positive-sequence and zerosequence impedances from the fault point to the MMC terminal. E is half of the rated DC pole to pole voltage (V dcn ). Z g is the fault impedance. The ratio of DC voltage changes between the faulty and healthy poles always satisfies 01 01 fault ll
Similarly, when a negative PTG (N-PTG) fault occur, |∆V P |< |∆V N |. To avoid disturbance of noise and enlarge the difference between pole voltages, the integration of (|∆V P |, |∆V N |) within a certain time window is adopted as Table 3 shows the value of (∫|∆V P |, ∫|∆V N |) under different faults within a 1.5ms time window. It can be seen that the ∫|∆V P | and ∫|∆V N | are the same under PTP faults. Under PTG faults, the value of the faulty pole is larger than that of the healthy pole. 
Structure of ANN
After obtaining the output and input vectors, the number of neurons in the hidden layer should be determined. If the number of neurons is too small, the output error will be very large. Conversely, if the number of neurons is too large, ANN will fall into an over-fitting state [28] . The empirical formula for the number of neurons in the hidden layer is
where l is the number of input neurons and m is the number of output neurons. Testing the training error with 15, 20 and 25 neurons in the hidden layer, the result is shown in Fig. 6 . It can be seen that the best validation performance (mean squared error between actual outputs and desired outputs in validation samples) with 25 neurons is smallest (0.01947), which demonstrates the ANN is well trained. Thus, the number of neurons in the hidden layer is selected as 25. The structure of the ANN is shown in Fig. 7 ), =1,2, 25 ( ), =1,2, ,5
where ω ij (i=1, 2, 3, 4; j=1, 2, …, 25) and j (j=1, 2, …, 15) represent the weights and bias from input layer to hidden layer, respectively. ω jk (j=1, 2, …, 25; k=1, 2, 3, 4, 5) and k (k=1, 2, …, 5) represent the weight and bias from hidden layer to output layer, respectively. f represents the activation function, where the tansig function shown below is adopted to reduce the training error. 
Offline Training Process of ANN
The training process of the ANN includes two parts: 
where x imax and x imin are the maximum and minimum value of the sampled data of x i . Then, the inputs propagate to the hidden and output layers. The five outputs of the ANN correspond to DC bus fault, line fault, positive PTG fault, negative PTG fault and pole-to pole-fault, and their values are represented by 0 and 1. For example, if a PTP fault occurs at DC bus, the output vectors of o 1 and o 3 are set to 1 while the others are set to 0. By comparing the desired outputs with calculated values, the weights and bias are adjusted by error back propagation. Through continuously adjusting the bias and weights, the ANN ensures the difference between the expected output and real output to satisfy the accuracy requirements, and thus establishes the mapping relationship between the faults and the output values.
With regard to the collection of training samples, different fault conditions including fault resistances, fault types, fault distances and noise are considered to train the ANN offline. Taking DCCB 12 as an example, PTP, P-PTG, N-PTG DC faults along OHL 12 and OHL 14 are applied at every 10% interval (0, 10%, 20%, …, 100% of the line) to obtain the training data. Then, samples are input to the ANN to train the network. The statistical results are given in Table 4 . Table 5 shows the outputs of the ANN under some internal DC line faults. As can be seen, although weights and bias are trained well, the outputs cannot be an ideal 0 or 1. Thus, a classifier is designed at the output stage as
When the offline training of the ANN is completed, it can then be used for fault detection online. Thus, the training time is not an important issue. Based on the aforementioned analysis, the overall protection flowchart is designed as shown in Fig. 8 .
A fault start-up element is employed to determine the starting point of WT. In this paper, the rate of change of DC line voltage (dV dc /dt) is selected as the start-up element: dc set dV dt D  (12) When DC fault happens, the DC voltage will drop quickly. Once detecting dV dc /dt is smaller than the threshold, the first sampling is conducted, thereby obtaining the input of ANN. The practical protection system embedding the ANN based fault detection algorithm is shown in Fig. 9 . The measured analog signals from the voltage transformers (VT) are delivered to the sampling circuit in real-time and then they are transformed into digital signals by the A/D transform. The digital signals are processed in the signal process unit. Once the fault start-up element is activated, a real-time WT will be employed to process the sampled signal with 1.5ms time window. Subsequent to the signal processing, the ANN input vectors will be obtained. On receiving the input vectors of ANN, the trained-well ANN algorithm written in FPGA (field programmable gate array) will output the results. Then, the results will determine the operation of DCCBs. 
Simulation Validation
A four-terminal MMC based DC grid shown in Fig. 1 is built in PSCAD/EMTDC. MMC1 controls the DC voltage, and the other stations adopt active and reactive power control. Defining positive active power as flowing from converters into the DC grid and positive reactive power as converters providing capacitive reactive power to the AC networks, the active power of MMC2-MMC4 are 0.95pu, 0.95pu and -0.95pu, respectively, whereas the reactive power of MMC1-MMC4 are 0.1pu, 0.15pu, 0.1pu and 0.1pu, respectively. The mother wavelet is selected as sym8 with presenting the closest match to the pattern of the fault signal [29] . The DC current limiting inductance should be selected to protect the MMC from overcurrent during the DC fault detection period in the events of DC line faults. In this paper, it is selected as 150mH.
Each MMC implements the overcurrent protection. Once the arm currents of MMC exceed the threshold (two times of the rated value), the MMC will be blocked.
Identification of DC Line Fault and DC Bus Fault
Applying different DC faults with 0.01Ω resistance at DC bus1 and at different locations along OHL 12 and OHL 14, the identification results for CB12 are shown in Table 6 .
During the internal faults (faults on OHL 12), the PTP and PTG fault are accurately identified and CB12 can be tripped. As shown in Table 6 , the detection time delay increases slightly with the increase of fault distance. Fig. 10 shows the simulation results under a PTP fault occurring at the one-fourth of OHL12 at 1.5s. Fig. 10 (a) shows that CB12 receives the tripping command at 1.5018s (0 stands for closing while 1 stands for tripping). Fig. 10(b) shows that the peak value of the fault line current is almost 6kA. Fig. 10(c) shows the DC power of MMC1 and it can be seen that due to the fast isolation of DC fault lines, MMC1 restores rated power transmission within 200-300 ms. Fig.  10(d) shows that the arm currents are within the safe range during the detection period.
During the external faults (faults on OHL 14), the fault types are successfully identified, and neither the DC line protection nor DC bus detection activates. Thus, CB12 remains on-state, as shown in Table 6 . Fig. 11 shows the simulation results under a PTP DC bus fault occurring at 1.5s. Since the DC bus fault is identified by the ANN, CB12 and CB14 are tripped. Fig. 11 (a)-(b) shows that CB12 and CB14 received the tripping command at 1.50156s. Fig. 11 (c) show that due to the quick-action of the DCCBs, the peak value of the fault line current is limited to 5kA (2.5pu of rated value). Fig. 11(d) shows that the arm currents of MMC1 exceed the threshold and MMC1 is blocked around 1.501s. 
Impact of AC faults on Fault detection
As for AC faults which are out of DC protection zone, the DC line and DC bus protection should not be activated. The proposed protection algorithm is tested by scanning different AC faults in different areas. At 1.5s, single-phase (1PF), two-phase (2PF) and threephase short circuit faults (3PF) are applied respectively. The results shown in Table 7 indicate that when AC faults occur, neither the DC line protection nor the DC bus protection will trigger. As fault resistance increases, the effect of AC faults on protection will be further diminished.
Impact of Change of Operating Conditions
Further tests are conducted to validate the robustness of the proposed ANN method under different operating conditions. At 1.5s, the power command of each converter reverses and a permanent PTP DC fault is applied at the middle of OHL 12 at 4s. The simulation results are shown in Fig. 12 . Fig. 12 (a) shows the active power of each converter starts to reverse at 1.5s. After minor fluctuations, the active power of each converter reaches steady state around 2s. At 4s, since a DC fault occurs, there are large transients in active power. Fig. 12 (b) shows the tripping order of CB 12. As can be seen, during the fluctuation of active power, the protection will not be falsely activated. At 4s, since a PTP fault occurs, there are large transients in DC line voltage and active power, resulting in the activation of DC line protection of CB 12. Therefore, the method can be adopted to different modes of operation.
Performance Evaluation
Performance under High-Resistance Faults
To test the effectiveness of the ANN under non-metallic faults, different fault resistances are applied and the calculation results are shown in Table 8 . As can be seen, the proposed ANN based method can correctly identify the fault resistance as high as 350Ω and determine the fault types.
As for higher fault resistance, such as 400Ω and 500Ω, the success rate of ANN for fault detection will decrease, as shown in Fig. 13 . However, the fault current under such resistance is relatively small, which has a lower requirement for protection speed and the fault detection can be achieved by the backup protection. 
Performance under Noise Disturbance
Since E h-line and E h-bus are obtained based on highfrequency information, their accuracy could be affected by high-frequency noise in measurements. To test the effectiveness of the proposed method under measurement noise, an 18db white noise is added to the measured DC bus and DC pole voltages, as shown in Fig. 14. Applying different DC faults with different fault resistances and noise, the identification results of ANN are shown in Table 9 . As can be seen, the noise does not lead to false operation of ANN, which is one of the main advantages of the proposed ANN based method. It is owing to the following two factors. Firstly, the offline training samples have considered the impact of noise, in which the training weights and bias were adjusted to the noise. Secondly, although the DWT method is affected by the high-frequency disturbance, the introduced time domain inputs of (∫|∆V P |, ∫|∆V N |) improves the immunity of ANN to noise.
Sensitivity against the size of DC inductance
To evaluate the sensitivity of the proposed method versus the size of DC inductance, different DC current limiting inductances varying from 0.1H to 0.45H for L dc12 are tested.
The identification results of the ANN are shown in Table  10 . As can be seen, the internal, external and DC bus fault are properly identified.
It can be concluded that with large current limiting inductors, the high-frequency differences of detected voltages between internal and external faults will become more obvious, which improves the accuracy of the proposed method.
Time Delay of Fault Detection
For MMC based DC grids, fast fault identification is required. In this paper, the ANN is trained using various offline data. Once offline training is completed, the speed of online detection mainly depends on the time window and the fault distance and resistance. For nearby PTP and PTG faults, the detection delays are largely the same. However, when PTG faults with high fault resistance occur at the end of the lines, the propagation delay is slightly longer. Thus, the detection delay is longer.
When the fault occurs at the end of OHL 12 with 350Ω fault resistance, the longest detection time delay observed is only 2.48ms, as disclosed in Table 8 . Therefore, the method proposed in this paper can provide fast fault detection. [15] .
Taking CB12 as an example, apply a metallic PTP fault at F 12 at 2s. The measured transient energy of the DC line voltage is shown Fig. 15 (a) . Apply a metallic PTP fault at bus 2 (F 2 ) with 20db white noise at 2s. The measured transient energy is shown in Fig. 15 (b) . It can be seen that the E h during a DC bus fault (F 2 ) is higher than that during an internal fault (F 12 ), which indicates the false operation of the protection system.
2) Comparison with the ratio of the transient voltages (ROTV) method proposed in [16] . 1 1.05 Apply a PTG fault with 200Ω resistance at the positive pole of OHL12 (F 12 ) at 2s. Using equation (2) in reference [16] , the calculated ROTV is 22. However, when applying a metallic PTP fault at F 2 , the calculated ROTV is 21.5. These values are so close that it is difficult to set the threshold for DCCB 12 using ROTV method. 3) Comparison with the rate of change of voltage (ROCOV) method proposed in [17] .
Apply the same PTG fault at F 12 , the measured ROCOV at the line side of the current limiting inductor is shown in Fig. 16 (a) . It can be seen that the highest ROCOV observed is 1350 kV/ms. Apply a metallic PTP fault at bus 2 (F 2 ) at 2s. The measured ROCOV at the line side of the current limiting inductor is shown in Fig. 16 (b) . It can be seen that the highest ROCOV is higher than 1450 kV/ms. Thus, the ROCOV during a bus fault (F 2 ) is higher than that during an internal fault (F 12 ). Using only the ROCOV criterion, the internal faults with high fault resistance cannot be identified.
Based on the analysis above, it can be concluded that the using the method proposed in this paper, the protection scheme has the capability of fault resistance endurance and anti-disturbance. 
Conclusions
A DC fault protection scheme using ANN approach for MMC based DC grid is proposed in this paper. To decrease the number of neural networks and avoid complicated training process, the input signals are preprocessed by DWT. It extracts information from the transient DC voltages in both time and frequency domains, leading to simplified neural network design, reduction of the volume of ANN data and robust to noise disturbance and fault resistance. The maximum tolerated fault resistance is as high as 350Ω and the noise disturbance is as high as 18db. The output signals are generated by the fault classifier to command the DCCBs. The proposal ANN method can not only identify DC line and DC bus faults, but also select faulted poles. The ANN is trained using a large number of offline cases, so the online detection time is fast (in less than 2.5ms). The ANN based protection scheme avoids the difficulties in thresholds setting that lacks theoretical foundation. Quantities of simulation results demonstrate its accuracy not being affected by power reversal and AC faults.
